You are Browsing source-code

4-Bit Down Counter Verilog Code and Test Bench

Verilog code for a 4-bit down counter is presented, along with its corresponding test bench for simulation and verification.

verilog

counter

test bench

4-bit Mod 13 Counter: Verilog Code and Test Bench

Verilog code for a 4-bit Mod 13 counter with its test bench, including explanations of the code's functionality.

verilog

counter

mod13

4-Bit Up/Down Counter VHDL Source Code

VHDL source code for a 4-bit up/down counter with reset, load, and direction control.

vhdl

counter

digital design

4-to-1 Multiplexer and 1-to-4 Demultiplexer Verilog Code

Verilog HDL code for a 4-to-1 multiplexer and a 1-to-4 demultiplexer, including truth tables and simulation results.

verilog

multiplexer

demultiplexer

4X1 Multiplexer (MUX) VHDL Source Code

VHDL source code implementation of a 4X1 Multiplexer (MUX).

vhdl

multiplexer

mux

64QAM Modulation VHDL Source Code

VHDL source code for 64QAM modulation, including entity declaration and architecture for data mapping.

vhdl

modulation

64qam

7-Segment Display Interface VHDL Source Code

VHDL code for interfacing with a 7-segment display, including entity declaration and architecture implementation.

vhdl

7-segment display

interface

8 to 1 Multiplexer Design in LabVIEW

This article details the design of an 8-to-1 multiplexer using LabVIEW, including the truth table, block diagram, and front panel.

labview

multiplexer

signal routing

8 to 1 Multiplexer Verilog HDL Code

Verilog HDL code for an 8-to-1 multiplexer, including its symbol, truth table, and simulation results.

verilog

multiplexer

hdl

8 to 3 Encoder Without Priority: VHDL Code Implementation

VHDL source code for an 8 to 3 encoder without priority. Includes block diagram, truth table, and VHDL code implementation.

vhdl

encoder

digital logic

8-to-3 Encoder VHDL Source Code

VHDL source code for an 8-to-3 encoder implementation, demonstrating a simple combinational logic circuit.

vhdl

encoder

source code

8-to-3 Encoder Without Priority: Verilog Code

Verilog source code for an 8-to-3 encoder without priority, including a block diagram and truth table for understanding its functionality.

verilog

encoder

digital logic

8-to-3 Priority Encoder VHDL Code

VHDL implementation of an 8-to-3 priority encoder, including the block diagram, truth table, and the complete VHDL code.

vhdl

encoder

priority

8-to-3 Priority Encoder: Verilog Code

Verilog code for an 8-to-3 priority encoder, including the truth table, schematic, code explanation, and simulation results.

verilog

encoder

hdl

8-to-3 Priority Encoder: Verilog Code Implementation

Verilog code for an 8-to-3 priority encoder, complete with a block diagram and truth table for understanding its functionality.

verilog

encoder

priority encoder

802.15.3 UWB Channel Model and MATLAB Code

Explore the 802.15.3 UWB channel model with downloadable MATLAB source code for simulation and analysis.

channel model

matlab

uwb

ADC DAC Interfacing with FPGA using VHDL

Explore ADC DAC interfacing with FPGA, including VHDL code examples for reading data from ADC to receive and writing data to DAC for transmit.

adc dac

fpga

vhdl code

AES Basics and MATLAB Implementation

Explore the fundamentals of AES encryption and decryption, including CTR and OFB modes. Includes MATLAB code examples for AES implementation.

aes

encryption

matlab

AM Modulation Simulation with Python

Simulate Amplitude Modulation (AM) and demodulation using Python. Includes code for generating AM modulated data and demonstrating AM demodulation.

am modulation

signal processing

python

AM, FM, and PM Modulation Implementation in MATLAB

Explore the implementation of AM, FM, and PM modulation techniques in MATLAB using the 'modulate' function with example code.

matlab

modulation

am fm pm