You are Browsing source-code

1-Bit and 4-Bit Comparator Design in Verilog

This article presents Verilog HDL code for designing 1-bit and 4-bit comparators, including truth tables and simulation results.

verilog

comparator

digital circuits

16QAM Modulation VHDL Source Code

VHDL source code for 16QAM modulation implementation. Includes entity and architecture declarations for QAM modulation.

vhdl

modulation

source code

1x8 Demultiplexer VHDL Source Code

VHDL source code for a 1x8 demultiplexer (DEMUX) implementation. Includes code and related VHDL resources.

vhdl

demultiplexer

source code

2 to 4 Decoder Verilog HDL Code

Verilog HDL code for a 2 to 4 decoder implementation, truth table, and simulation results.

verilog

decoder

hdl

2-Bit Parallel to Serial Conversion VHDL Code

VHDL code for a 2-bit parallel to serial converter implementation. Includes code, architecture, and port descriptions.

vhdl

parallel serial conversion

digital design

2-bit Serial to Parallel Conversion in VHDL

VHDL code for a 2-bit serial-in parallel-out (SIPO) converter, including code explanation and links to related VHDL resources.

vhdl

serial

parallel

2-to-4 Decoder Design in LabVIEW

Learn how to design a 2-to-4 decoder using LabVIEW. This article provides the VI block diagram, front panel, and download link for the source code.

labview

decoder

digital design

2x2 MIMO Matlab Code | STBC Matlab Code

Explore MIMO MATLAB code for OFDM modulation. Includes STBC matlab code examples for 2x1 MIMO and 2x2 MIMO configurations.

mimo

matlab

stbc

3-to-8 Decoder VHDL Source Code

VHDL source code for a 3-to-8 decoder implementation, demonstrating a basic digital logic circuit.

vhdl

decoder

source code

32-bit ALU Verilog Code Implementation

Verilog source code for a 32-bit Arithmetic Logic Unit (ALU) capable of performing arithmetic and logical operations. Includes truth table and simulation results.

verilog

alu

hdl

4 Bit BCD Asynchronous Reset Counter VHDL Code

VHDL source code for a 4-bit BCD asynchronous reset counter is presented, detailing its architecture and functionality.

vhdl

counter

bcd

4-Bit BCD Asynchronous Reset Counter in Verilog

Verilog code for a 4-bit BCD asynchronous reset counter, including module definition and reset functionality.

verilog

counter

bcd

4-Bit BCD Synchronous Reset Counter Verilog Code

Verilog source code for a 4-bit BCD synchronous reset counter, block diagram, and truth table for understanding its operation.

verilog

counter

bcd

4-Bit BCD Synchronous Reset Counter VHDL Code

VHDL code for a 4-bit BCD synchronous reset counter, including a block diagram, truth table, and code explanation.

vhdl

counter

bcd

4-Bit Binary Asynchronous Reset Counter in Verilog

Verilog code implementation of a 4-bit binary asynchronous reset counter, including block diagram and truth table.

verilog

counter

asynchronous reset

4-Bit Binary Asynchronous Reset Counter VHDL Code

VHDL source code for a 4-bit binary asynchronous reset counter, along with its block diagram and truth table.

vhdl

counter

asynchronous

4-Bit Binary Synchronous Reset Counter in Verilog

Verilog code for a 4-bit binary synchronous reset counter, complete with a block diagram and truth table for understanding its operation.

verilog

counter

synchronous

4-Bit Binary Synchronous Reset Counter VHDL Code

VHDL source code for a 4-bit binary synchronous reset counter, along with a block diagram and truth table.

vhdl

counter

synchronous

4-Bit Binary to Gray Counter Converter in Verilog

Verilog implementation of a 4-bit binary to Gray code counter converter with symbol, truth table, and simulation results.

verilog

gray code

binary

4-Bit Braun Multiplier VHDL Code

VHDL source code implementation of a 4-bit Braun multiplier, commonly used in digital signal processing and computer arithmetic.

vhdl

multiplier

braun