T, D, SR, JK Flip-Flop Verilog HDL Code Examples

This page covers HDL (Hardware Description Language) code in Verilog for T, D, SR, and JK flip-flops.

T Flip-Flop

Symbol

Here’s the symbol and truth table for a T flip-flop:

Truth Table

Verilog Code

module tff(t, clk, rst, q, qb);
  input t, clk, rst;
  output q, qb;
  reg q, qb;
  reg temp = 0;

  always @(posedge clk, posedge rst) begin
    if (rst == 0) begin
      if (t == 1) begin
        temp = ~temp;
      end else temp = temp;
    end
    q = temp;
    qb = ~temp;
  end
endmodule

Simulation Result

D Flip-Flop

Symbol

Here’s the symbol and truth table for a D flip-flop:

Truth Table

Verilog Code

module dff(d, clk, rst, q, qb);
  input d, clk, rst;
  output q, qb;
  reg q, qb;
  reg temp = 0;

  always @(posedge clk, posedge rst) begin
    if (rst == 0)
      temp = d;
    else
      temp = temp;
    q = temp;
    qb = ~temp ;
  end
endmodule

Simulation Result

SR Flip-Flop

Symbol

Following is the symbol and truth table of SR flipflop.

Truth Table

Verilog Code

module srff(s, r, clk, rst, q, qb);
  input s, r, clk, rst;
  output q, qb;
  reg q, qb;
  reg [1:0] sr;

  always @(posedge clk, posedge rst) begin
    sr = {s, r};
    if (rst == 0) begin
      case (sr)
        2'd1: q = 1'b0;
        2'd2: q = 1'b1;
        2'd3: q = 1'b1;
        default: begin end
      endcase
    end else begin
      q = 1'b0;
    end
    qb = ~q;
  end
endmodule

Simulation Result

JK Flip-Flop

Symbol

Here’s the symbol and truth table for a JK flip-flop:

Truth Table

Verilog Code

module jkff(j, k, clk, rst, q, qb);
  input j, k, clk, rst;
  output q, qb;
  reg q, qb;
  reg [1:0] jk;

  always @(posedge clk, posedge rst) begin
    jk = {j, k};
    if (rst == 0) begin
      case (jk)
        2'd1: q = 1'b0;
        2'd2: q = 1'b1;
        2'd3: q = ~q;
        default: begin end
      endcase
    end else
      q = 1'b0;
    qb = ~q;
  end
endmodule

Simulation Result