RF1x8 Demultiplexer VHDL Source Code
VHDL source code for a 1x8 demultiplexer (DEMUX) implementation. Includes code and related VHDL resources.
Posts tagged: Digital Logic
Showing 20 posts (Page 1 of 3)
Advertisement
2 to 4 Decoder Verilog HDL Code
Verilog HDL code for a 2 to 4 decoder implementation, truth table, and simulation results.
3-to-8 Decoder VHDL Source Code
VHDL source code for a 3-to-8 decoder implementation, demonstrating a basic digital logic circuit.
4 Bit BCD Asynchronous Reset Counter VHDL Code
VHDL source code for a 4-bit BCD asynchronous reset counter is presented, detailing its architecture and functionality.
4-Bit BCD Asynchronous Reset Counter in Verilog
Verilog code for a 4-bit BCD asynchronous reset counter, including module definition and reset functionality.
4-Bit BCD Synchronous Reset Counter Verilog Code
Verilog source code for a 4-bit BCD synchronous reset counter, block diagram, and truth table for understanding its operation.
4-Bit BCD Synchronous Reset Counter VHDL Code
VHDL code for a 4-bit BCD synchronous reset counter, including a block diagram, truth table, and code explanation.
4-Bit Binary Asynchronous Reset Counter in Verilog
Verilog code implementation of a 4-bit binary asynchronous reset counter, including block diagram and truth table.
4-Bit Binary Asynchronous Reset Counter VHDL Code
VHDL source code for a 4-bit binary asynchronous reset counter, along with its block diagram and truth table.
4-Bit Binary Synchronous Reset Counter VHDL Code
VHDL source code for a 4-bit binary synchronous reset counter, along with a block diagram and truth table.
4-bit Mod 13 Counter: Verilog Code and Test Bench
Verilog code for a 4-bit Mod 13 counter with its test bench, including explanations of the code's functionality.
4-to-1 Multiplexer and 1-to-4 Demultiplexer Verilog Code
Verilog HDL code for a 4-to-1 multiplexer and a 1-to-4 demultiplexer, including truth tables and simulation results.
8 to 1 Multiplexer Verilog HDL Code
Verilog HDL code for an 8-to-1 multiplexer, including its symbol, truth table, and simulation results.
8 to 3 Encoder Without Priority: VHDL Code Implementation
VHDL source code for an 8 to 3 encoder without priority. Includes block diagram, truth table, and VHDL code implementation.
8-to-3 Encoder VHDL Source Code
VHDL source code for an 8-to-3 encoder implementation, demonstrating a simple combinational logic circuit.
8-to-3 Encoder Without Priority: Verilog Code
Verilog source code for an 8-to-3 encoder without priority, including a block diagram and truth table for understanding its functionality.
8-to-3 Priority Encoder VHDL Code
VHDL implementation of an 8-to-3 priority encoder, including the block diagram, truth table, and the complete VHDL code.
8-to-3 Priority Encoder: Verilog Code
Verilog code for an 8-to-3 priority encoder, including the truth table, schematic, code explanation, and simulation results.
8-to-3 Priority Encoder: Verilog Code Implementation
Verilog code for an 8-to-3 priority encoder, complete with a block diagram and truth table for understanding its functionality.
Advantages and Disadvantages of Electronic Counters
Explore the benefits and drawbacks of electronic counters, their definition, applications, and limitations in various industries.
Advertisement