Verilog HDL Code for BCD and Gray Counters

This document presents Verilog HDL code for both a BCD counter and a Gray counter.

BCD Counter

Symbol

Truth Table

Verilog Code

module bcd(clr, clk, dir, tc, q);
  input clr, clk, dir;
  output reg tc;
  output reg[3:0] q;

  always @(posedge clk, posedge clr) begin
    if (clr == 1)
      q = 4'd0;
    else begin
      if (dir == 1)
        q = q + 1;
      else if (dir == 0)
        q = q - 1;

      if (dir == 1 & q == 4'd10) begin
        q = 4'd0;
        tc = 1'b1;
      end else if (dir == 0 & q == 4'd15) begin
        q = 4'd9;
        tc = 1'b1;
      end else
        tc = 1'b0;
    end
  end
endmodule

Simulation Result

Gray Counter

Symbol

Truth Table

Verilog Code

module gray(clr, clk, q);
  input clr, clk;
  output reg[2:0] q;
  reg temp=3'd0;

  always @(posedge clk, posedge clr) begin
    if (clr == 0) begin
      case(temp)
        3'd0: q=3'd1;
        3'd1: q=3'd3;
        3'd2: q=3'd6;
        3'd3: q=3'd2;
        3'd6: q=3'd7;
        3'd7: q=3'd5;
        3'd5: q=3'd4;
        3'd4: q=3'd0;
      endcase
    end else
      q=3'd0;
  end
endmodule