Source-Code » VHDL » D Latch VHDL Source Code

D Latch VHDL Source Code

vhdl
d latch
source code
digital logic
latch

This page provides VHDL source code for a D Latch.

VHDL Code

entity mydlatch1 is
    port (
        signal d, g: in std_logic;
        signal q: out std_logic
    );
end mydlatch1;

architecture behavior of mydlatch1 is
-- rising edge triggered DFF
begin
    process (g, d)
    begin
        if (g = '1') then
            q <= d;
        end if;
    end process;
end behavior;

1x8 Demultiplexer VHDL Source Code

VHDL source code for a 1x8 demultiplexer (DEMUX) implementation. Includes code and related VHDL resources.

vhdl
demultiplexer
source code
VHDL Code for a 2 to 4 Decoder

VHDL Code for a 2 to 4 Decoder

This article provides VHDL source code for a 2-to-4 decoder, along with a block diagram and truth table for understanding its operation.

vhdl
decoder
2 to 4 decoder

3-to-8 Decoder VHDL Source Code

VHDL source code for a 3-to-8 decoder implementation, demonstrating a basic digital logic circuit.

vhdl
decoder
source code

8-to-3 Encoder VHDL Source Code

VHDL source code for an 8-to-3 encoder implementation, demonstrating a simple combinational logic circuit.

vhdl
encoder
source code