Verilog Code for Half Adder, Half Subtractor, and Full Subtractor

This page provides Verilog HDL code for a half adder, half subtractor, and full subtractor. Let’s dive into the details.

Half Adder

The half adder truth table and schematic (Fig. 1) are shown below.

The boolean expressions are:

• Sum (S) = A XOR B ($S = A \oplus B$)
• Carry (C) = A AND B ($C = A \cdot B$)

Half Adder Truth Table

Half Adder Schematic

Half Adder Verilog Code

module ha ( a, b, s, c);
  input a, b;
  output s, c;

  assign s = a ^ b;
  assign c = a & b;
endmodule

Half Subtractor

The half subtractor truth table and schematic (Fig. 2) are provided below.

The boolean expressions are:

• Difference (D) = A XOR B ($D = A \oplus B$)
• Borrow (Br) = NOT A AND B ($Br = A' \cdot B$)

Half Subtractor Truth Table

Half Subtractor Schematic

Half Subtractor Verilog Code

module hs ( a, b, d, br);
  input a, b;
  output d, br;

  assign d = a ^ b;
  assign br = ~a & b;
endmodule

Full Subtractor

The full subtractor truth table and schematic (Fig. 3) are mentioned below.

The boolean expressions are:

• Difference (D) = A XOR B XOR Cin ($D = A \oplus B \oplus C_{in}$)
• Borrow (Br) = (NOT A AND B) OR (B AND Cin) OR (NOT A AND Cin) ($Br = A' \cdot B + B \cdot C_{in} + A' \cdot C_{in}$)

Full Subtractor Truth Table

Full Subtractor Schematic

Full Subtractor Verilog Code

module fs ( a, b, c, d, br);
  input a, b, c;
  output d, br;

  assign d = a ^ b ^ c;
  assign br=(( ~a)& (b ^ c)) | (b & c);
endmodule