Posts tagged: Verilog Code

Showing 2 posts (Page 1 of 1)

Asynchronous FIFO Verilog Code and Test Bench

Verilog code implementation of an Asynchronous FIFO, including a test bench and simulation output analysis.

This article presents a Verilog implementation of a low-pass FIR filter using coefficients generated from MATLAB and converted to Q-15 format.